2:1 MUX to Logic Gate

Untitled

SoP

Untitled

PoS

Untitled

Multiplexer Design

Untitled